Texas Instruments SN74LVC2G125DCUR, Dual, Bus Buffer, 4.2 ns@ 5 V, 8-Pin US

Datasheets
Wetgeving en compliance
Conform
Productomschrijving

74LVC Family Inverters & Buffers, Texas Instruments

Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.

Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22

74LVC Family

Specificaties
Kenmerk Waarde
Logic Family LVC
Number of Element Inputs 2
Number of Elements per Chip 2
Maximum Propagation Delay Time @ Maximum CL 4.2 ns@ 5 V
Mounting Type Surface Mount
Package Type US
Pin Count 8
Dimensions 2.1 x 2.4 x 0.8mm
Height 0.8mm
Length 2.15mm
Maximum Operating Supply Voltage 5.5 V
Maximum Operating Temperature +125 °C
Width 2.4mm
Minimum Operating Temperature -40 °C
Minimum Operating Supply Voltage 1.65 V
Propagation Delay Test Condition 50pF
250 op voorraad - levertijd is 1 werkdag(en) (EU-voorraad)
280 op voorraad - levertijd is 1 werkdag(en) (UK-voorraad)
Prijs Each (In a Pack of 10)
0,285
(excl. BTW)
0,345
(incl. BTW)
Aantal stuks
Per stuk
Per pak*
10 - 40
€ 0,285
€ 2,85
50 - 90
€ 0,232
€ 2,32
100 - 190
€ 0,198
€ 1,98
200 - 390
€ 0,162
€ 1,62
400 +
€ 0,155
€ 1,55
*prijsindicatie
Verpakkingsopties
Related Products
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to ...
Description:
Low-Voltage CMOS logicSingle gate packageOperating Voltage: 1.65 to 5.5 VCompatibility: Input LVTTL/TTL, Output LVCMOSLatch-up performance exceeds 100 mA per JESD 78 Class IIESD protection exceeds JESD 22.
Industry-standard Advanced Ultra-low Power (AUP) logic family products ...
Description:
Industry-standard Advanced Ultra-low Power (AUP) logic family products for ultra-low power consumption, small footprint logic solutions for use in 1.8 V and mixed 1.8 V / 3.3 V circuit applications. The AUP logic family offers the following features:. Wide supply ...
Advanced High-Speed CMOS logicSingle gate packagesOperating voltage 2 ...
Description:
Advanced High-Speed CMOS logicSingle gate packagesOperating voltage 2 to 5.5 VLow power consumption: 10μA max Icc±8mA output drive capability @ 5V.
Advanced High-Speed CMOS logicSingle gate packagesOperating voltage 2 ...
Description:
Advanced High-Speed CMOS logicSingle gate packagesOperating voltage 2 to 5.5 VLow power consumption: 10μA max Icc±8mA output drive capability @ 5V.