ON Semiconductor NB6N239SMNEVB, Clock Divider Evaluation Board for NB6N239SMNG

Datasheets
Wetgeving en compliance
Conform
Productomschrijving

The NB6N239SMN Evaluation Board was designed to provide a flexible and convenient platform to quickly evaluate, characterize and verify the performance and operation of the NB6N239S. The user's manual provides detailed information on board contents, layout and its use. It should be used in conjunction with the NB6N239S data sheet. The NB6N239S is a differential Receiver to differential LVDS Clock Divider. The board features Output Enable control of the Outputs.

Accommodates the electrical characterization of the NB6N239SMN
Selectable Jumper for the VT pin, minimizing cabling
CLK/CLK input and QA/QA and QB/QB output pins are accessed via SMA connectors
MR, EN and Clock Divide Select pins are accessed via SMA connectors or by the logic switches
Convenient and Compact Board Layout
3.3 V Power Supply Operating Range

Specificaties
Kenmerk Waarde
Clock/Timer Function Clock Divider
Kit Classification Evaluation Board
Featured Device NB6N239SMNG
Niet meer leverbaar – bekijk hieronder eventuele alternatieven of neem contact op met onze Customer Service
Related Products
FeatherWings add specific functionality to your Feather development ...
Description:
FeatherWings add specific functionality to your Feather development board. They fit directly on top of your Feather using stacking header pins.With this FeatherWing, you can add a Real Time Clock (RTC) with battery backup and a micro-SD card slot for ...
The Si522xx is the industry's highest performance and ...
Description:
The Si522xx is the industry's highest performance and lowest power PCI Express clock generator family for 1.5–1.8 V PCIe Gen1/2/3/4 and SRIS applications. The Si52212, Si52208, and Si52204 can source twelve, eight, and four 100 MHz PCIe differential clock outputs, ...
Based on Silicon Labs proprietary MultiSynth™ flexible frequency ...
Description:
Based on Silicon Labs proprietary MultiSynth™ flexible frequency synthesis technology, the Si5332 generates any combination of output frequencies with excellent jitter performance (230 fs rms). The device's highly flexible architecture enables a single device to generate a wide range of ...
The Si5317-EVB is intended for evaluating the high-performance ...
Description:
The Si5317-EVB is intended for evaluating the high-performance Si5317, 1:1 jitter-attenuating clock cleaner. Third generation DSPLL technology provides a PLL solution eliminating the need for an external voltage controlled crystal oscillator and loop filters. No software requiredDSPLL loop bandwidth is ...