NB3N511DG, Frequency Multiplier, 14 → 200 MHz, 8-Pin SOIC

Datasheets
Wetgeving en compliance
Conform
Productomschrijving

Clock Generators, ON Semiconductor

Emitter Coupled Logic (ECL)
Arithmetic functions such as counters, dividers

Clock Generators/Buffers

Specificaties
Kenmerk Waarde
Number of Elements per Chip 1
Maximum Supply Current 9 mA
Maximum Input Frequency 50MHz
Mounting Type Surface Mount
Package Type SOIC
Pin Count 8
Dimensions 5 x 4 x 1.5mm
Length 5mm
Width 4mm
Height 1.5mm
Maximum Operating Supply Voltage 5.25 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 200MHz
Minimum Operating Supply Voltage 4.75 V
Minimum Operating Temperature -40 °C
Minimum Output Frequency 14MHz
1 op voorraad - levertijd is 1 werkdag(en).
Prijs Each
3,83
(excl. BTW)
4,63
(incl. BTW)
Aantal stuks
Per stuk
1 +
€ 3,83
Verpakkingsopties
Related Products
The Silicon Labs Si5334x family are LVDS Fanout ...
Description:
The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance. Ultra-low additive jitter: 50 fs RMSBuilt-in LDOs for high PSRR performance and a ...
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...
Power Supply Operation: 2.7 V to 5.5 V>14 ...
Description:
Power Supply Operation: 2.7 V to 5.5 V>14 dB Power Gain at 200 MHz64 dB Typical Reverse Isolation at 200 MHz.
The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any ...
Description:
The Silicon Labs Si531x/2x/6x/7x jitter attenuators generate any combination of output frequencies from any input frequency. Using the Silicon Labs third-generation DSPLL architecture they simplify your clock tree design by replacing multiple clocks and oscillators. Minimising your BOM count and ...