Winbond W631GG8MB12I, SDRAM 1Gbit Surface Mount, 800MHz, 78-Pin VFBGA

  • RS-stocknr. 188-2570
  • Fabrikantnummer W631GG8MB12I
  • Fabrikant Winbond
Datasheets
Wetgeving en compliance
Conform
Productomschrijving

The W631GG8MB is a 1G bits DDR3 SDRAM and speed involving -09, 09I, 09J, -11, 11I, 11J, -12, 12I, 12J, -15, 15I and 15J.

Specificaties
Kenmerk Waarde
Memory Size 1Gbit
Organisation 128M x 8 bit
Data Rate 800MHz
Number of Bits per Word 8bit
Number of Words 128M
Mounting Type Surface Mount
Package Type VFBGA
Pin Count 78
Dimensions 10.6 x 8.1 x 0.6mm
Height 0.6mm
Length 10.6mm
Minimum Operating Supply Voltage 1.42 V
Maximum Operating Temperature +95 °C
Minimum Operating Temperature -40 °C
Width 8.1mm
Maximum Operating Supply Voltage 1.57 V
tijdelijk niet op voorraad – nieuwe voorraad verwacht op 15-01-2021, met een levertijd van 2 à 3 werkdagen.
Prijs Each (In a Tray of 242)
2,16
(excl. BTW)
2,61
(incl. BTW)
Aantal stuks
Per stuk
Per tray*
242 +
€ 2,16
€ 522,72
*prijsindicatie
Related Products
The W9725G6KB is a 256M bits DDR2 SDRAM, ...
Description:
The W9725G6KB is a 256M bits DDR2 SDRAM, and speed involving -18, -25, 25I and -3. Double Data Rate architecture: two data transfers per clock cycleCAS Latency: 3, 4, 5, 6 and 7Burst Length: 4 and 8Bi-directional, differential data strobes ...
The W9751G6KB is a 512M bits DDR2 SDRAM, ...
Description:
The W9751G6KB is a 512M bits DDR2 SDRAM, and speed involving -18, 18I, -25, 25L, 25I and -3. Double Data Rate architecture: two data transfers per clock cycleCAS Latency: 3, 4, 5, 6 and 7Burst Length: 4 and 8Bi-directional, differential ...
Description:
This is a 1Gb Low Power DDR SDRAM organized as 16M words x 4 banks x 16bits. Power supply VDD = 1.7V∼1.95V、VDDQ = 1.7V∼1.95VData width: x16Burst Type: Sequential or Interleave、Clock rate : 166MHz, 200MHzStandard Self Refresh ModePASR、ATCSR、Power Down Mode、DPDProgrammable output ...
Description:
The W9425G6KH is a 256M DDR SDRAM and speed involving -4/-5/-5I/-5A. Up to 250 MHz Clock FrequencyDouble Data Rate architecture, two data transfers per clock cycleDifferential clock inputs (CLK and /CLK)DQS is edge-aligned with data for Read, center-aligned with data ...