Microchip Technology ATF16V8CZ-15JU, SPLD Simple Programmable Logic Device ATF16V8C 150 Gates, 8 Macro Cells, 8 I/O,

  • RS-stocknr. 127-8209P
  • Fabrikantnummer ATF16V8CZ-15JU
  • Fabrikant Microchip
Datasheets
Wetgeving en compliance
Conform
Productomschrijving

Simple Programmable Logic Device, Microchip

From Atmel, this high-performance programmable logic device boasts low power, high reliability and an industry standard architecture.

Specificaties
Kenmerk Waarde
Family Name ATF16V8C
Number of Gates 150
Number of Macro Cells 8
Number of User I/Os 8
Maximum Internal Frequency 62MHz
Re-programmability Support Yes
Mounting Type Surface Mount
Package Type PLCC
Pin Count 20
Maximum Propagation Delay Time 15ns
Fabrication Technology CMOS, TTL
Dimensions 9.04 x 9.04 x 4.06mm
Height 4.06mm
Maximum Operating Supply Voltage 5 V
Propagation Delay Test Condition 50pF
Width 9.04mm
Maximum Operating Temperature +85 °C
Minimum Operating Temperature -40 °C
Length 9.04mm
35 op voorraad - levertijd is 2 werkdag(en).
Prijs Each (Supplied in a Tube)
1,476
(excl. BTW)
1,786
(incl. BTW)
Aantal stuks
Per stuk
10 - 20
€ 1,476
25 - 95
€ 1,438
100 +
€ 1,402
Verpakkingsopties
Related Products
The Microchip Technology ATF1504AS family, PLCC package, surface ...
Description:
The Microchip Technology ATF1504AS family, PLCC package, surface mount, 84-pin, high performance, a high-density complex programmable logic device (CPLD) is an electrically erasable device. It has a voltage rating between 3.3V and 5V. The (CPLD) is designed with 64 logic ...
An FPGA is a semiconductor device consisting of ...
Description:
An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block ...
An FPGA is a semiconductor device consisting of ...
Description:
An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block ...
A high-performance EECMOS programmable logic device (PLD) based ...
Description:
A high-performance EECMOS programmable logic device (PLD) based on Atmel's proven electrically erasable flash memory technology. The device supports The device supports speeds down to 5ns and offers a 100 μA pin-controlled power-down mode option. All speed ranges are specified ...