Bus XCVR Single 1-CH 3-ST 6-Pin SOT-23

Datasheets
Wetgeving en compliance
Conform
Productomschrijving

74LVC1T Family, Texas Instruments

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

Specificaties
Kenmerk Waarde
Logic Family LVC
Logic Function Bus Transceiver
Maximum High Level Output Current -32mA
Maximum Low Level Output Current 32mA
Maximum Propagation Delay Time @ Maximum CL 17.7 ns @ 1.8 V
Mounting Type Surface Mount
Package Type SOT-23
Pin Count 6
Number of Elements per Chip 1
Dimensions 2.9 x 1.6 x 1.15mm
Height 1.15mm
Length 2.9mm
Minimum Operating Supply Voltage 1.65 V
Minimum Operating Temperature -40 °C
Width 1.6mm
Maximum Operating Temperature +85 °C
Propagation Delay Test Condition 15pF
Maximum Operating Supply Voltage 5.5 V
Prijs Each (On a Reel of 250)
0,27
(excl. BTW)
0,33
(incl. BTW)
Aantal stuks
Per stuk
Per reel*
250 - 1000
€ 0,27
€ 67,50
1250 - 2250
€ 0,216
€ 54,00
2500 +
€ 0,196
€ 49,00
*prijsindicatie
Vanwege het beperkte aanbod kan RS op dit moment geen backorders accepteren.
Related Products
The TC7SZ/WZ/PZ Toshiba SHS series is a family ...
Description:
The TC7SZ/WZ/PZ Toshiba SHS series is a family of Low-voltage One-Gate CMOS (L-MOS) logic devices. • 1.8 - 5.5V operation.
Fairchild’s TinyLogic® family consists of a broad spectrum ...
Description:
Fairchild’s TinyLogic® family consists of a broad spectrum of high speed, low power, CMOS single and dual gate logic functions in a choice of six space saving packages: SOT23-5, SC70 6-lead, US8 8-lead, and MicroPak 6 and 8 terminal leadless ...
Fairchild’s TinyLogic® family consists of a broad spectrum ...
Description:
Fairchild’s TinyLogic® family consists of a broad spectrum of high speed, low power, CMOS single and dual gate logic functions in a choice of six space saving packages: SOT23-5, SC70 6-lead, US8 8-lead, and MicroPak 6 and 8 terminal leadless ...
The 74LVC1G175 is a low-power, low-voltage single positive ...
Description:
The 74LVC1G175 is a low-power, low-voltage single positive edge triggered D-type flip-flop with individual data (D) input, clock (CP) input, master reset (MR) input, and Q output. The master reset (MR) is an asynchronous active LOW input and operates independently ...