KSZ8081RNACA Microchip Physical Layer Transceiver 100 Mbps, 3.3 V, 24-Pin QFN
- RS-stocknr.:
- 215-3274
- Fabrikantnummer:
- KSZ8081RNACA
- Fabrikant:
- Microchip
Subtotaal (1 tray van 490 eenheden)*
€ 547,33
(excl. BTW)
€ 662,48
(incl. BTW)
Voeg 490 eenheden toe voor gratis bezorging
Op voorraad
- 14.210 stuk(s) klaar voor verzending vanaf een andere locatie
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks | Per stuk | Per tray* |
|---|---|---|
| 490 + | € 1,117 | € 547,33 |
*prijsindicatie
- RS-stocknr.:
- 215-3274
- Fabrikantnummer:
- KSZ8081RNACA
- Fabrikant:
- Microchip
Specificaties
Datasheets
Wetgeving en compliance
Productomschrijving
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren | Attribuut | Waarde |
|---|---|---|
| Merk | Microchip | |
| Maximum Data Rate | 100Mbps | |
| Product Type | Physical Layer Transceiver | |
| Package Type | QFN | |
| Data Rate | 100Mbps | |
| Maximum Input Current | 10μA | |
| Rise Time | 300μs | |
| Number of Pins | 24 | |
| Mount Type | Surface Mount | |
| Supply Voltage | 3.3 V | |
| Maximum Operating Temperature | 70°C | |
| Minimum Operating Temperature | 0°C | |
| Width | 4 mm | |
| Series | KSZ8081 | |
| Depth | 0.9mm | |
| Standards/Approvals | CAT-5 | |
| Length | 4mm | |
| Package Style | QFN | |
| Automotive Standard | No | |
| Alles selecteren | ||
|---|---|---|
Merk Microchip | ||
Maximum Data Rate 100Mbps | ||
Product Type Physical Layer Transceiver | ||
Package Type QFN | ||
Data Rate 100Mbps | ||
Maximum Input Current 10μA | ||
Rise Time 300μs | ||
Number of Pins 24 | ||
Mount Type Surface Mount | ||
Supply Voltage 3.3 V | ||
Maximum Operating Temperature 70°C | ||
Minimum Operating Temperature 0°C | ||
Width 4 mm | ||
Series KSZ8081 | ||
Depth 0.9mm | ||
Standards/Approvals CAT-5 | ||
Length 4mm | ||
Package Style QFN | ||
Automotive Standard No | ||
The Microchip KSZ8081RNA/RND is a single-supply 10BASE-T/100BASE-TX Ethernet physical-layer transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable. It is a highly-integrated PHY solution. It reduces board cost and simplifies board layout by using on-chip termination resistors for the differential pairs and by integrating a low-noise regulator to supply the 1.2V core, and by offering 1.8/2.5/3.3V digital I/O Interface support.
Single-Chip 10BASE-T/100BASE-TX IEEE 802.3
Compliant Ethernet Transceiver
RMII v1.2 Interface Support with a 50 MHz Reference Clock Output to MAC, and an Option to Input a 50 MHz Reference Clock
RMII Back-to-Back Mode Support for a 100 Mbps Copper Repeater
MDC/MDIO Management Interface for PHY Register Configuration
Programmable Interrupt Output
LED Outputs for Link and Activity Status Indication