onsemi MC100EPT26DTG, Logic Level Translator Translator 2 LVPECL/LVDS to LVTTL, 8-Pin TSSOP

Bulkkorting beschikbaar

Subtotaal (1 eenheid)*

€ 8,99

(excl. BTW)

€ 10,88

(incl. BTW)

Add to Basket
selecteer of typ hoeveelheid
Op voorraad
  • Plus verzending 3 stuk(s) vanaf 05 februari 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks
Per stuk
1 - 9€ 8,99
10 +€ 7,75

*prijsindicatie

Verpakkingsopties
RS-stocknr.:
186-9279
Fabrikantnummer:
MC100EPT26DTG
Fabrikant:
onsemi
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

onsemi

Product Type

Logic Level Translator

Direction Type

Uni-Directional

Maximum Propagation Delay Time @ CL

800ps

Mount Type

Surface

Package Type

TSSOP

Number of Elements per Chip

2

Output Type

TTL

Pin Count

8

Logic Function

Translator

Maximum Low Level Output Current

24mA

Minimum Supply Voltage

3.6V

Maximum High Level Output Current

-3mA

Maximum Supply Voltage

3.6V

Translation

LVPECL/LVDS to LVTTL

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Height

1.95mm

Length

3.1mm

Standards/Approvals

No

Width

3.1 mm

Series

MC100EPT2

Automotive Standard

No

The MC100EPT26 is a 1:2 Fanout Differential LVPECL to LVTTL translator. Because LVPECL (Positive ECL) levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package and the 1:2 fanout design of the EPT26 makes it Ideal for applications which require the low skew duplication of a signal in a tightly packed PC board. The VBB output allows the EPT26 to be used in a single-ended input mode. In this mode the VBB output is tied to the D0bar input for a non-inverting buffer or the D0 input for an inverting buffer. If used, the VBB pin should be bypassed to ground via a 0.01 uF capacitor.

1.4ns Typical Propagation Delay

Maximum Frequency > 275 MHz Typical

The 100 Series Contains Temperature Compensation

Operating Range: VCC = 3.0 V to 3.6 V with GND = 0 V

Open Input Default State

Safety Clamp on Inputs

24mA TTL outputs

Q Outputs will default LOW with inputs open or at VEE VBB Output

Gerelateerde Links