Infineon NOR 128 MB CFI, SPI Flash Memory 8-Pin WSON

Name: Infineon NOR 128 MB CFI, SPI Flash Memory 8-Pin WSON
Brand: Infineon
SKU: 181-8282
Price: 3.06 EUR
Availability: BackOrder

Subtotaal (1 tray van 338 eenheden)*

€ 855,816

(excl. BTW)

€ 1.035,632

(incl. BTW)

Tijdelijk niet op voorraad

Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.

Aantal stuks	Per stuk	Per tray*
338 +	€ 2,532	€ 855,82

*prijsindicatie

Specificaties

Datasheets

Wetgeving en compliance

Productomschrijving

Zoek vergelijkbare producten door een of meer kenmerken te selecteren.

Alles selecteren	Attribuut	Waarde
	Merk	Infineon
	Memory Size	128MB
	Product Type	Flash Memory
	Interface Type	CFI, SPI
	Package Type	WSON
	Pin Count	8
	Organisation	16M x 8 Bit
	Maximum Clock Frequency	133MHz
	Mount Type	Surface
	Cell Type	NOR
	Minimum Supply Voltage	1.65V
	Maximum Supply Voltage	3.6V
	Minimum Operating Temperature	-40°C
	Maximum Operating Temperature	105°C
	Standards/Approvals	No
	Height	0.75mm
	Width	8 mm
	Length	6mm
	Series	S25FL128S
	Number of Banks	2
	Maximum Random Access Time	14.5ns
	Number of Bits per Word	8
	Automotive Standard	AEC-Q100
	Number of Words	16M

	Alles selecteren
	Merk Infineon
	Memory Size 128MB
	Product Type Flash Memory
	Interface Type CFI, SPI
	Package Type WSON
	Pin Count 8
	Organisation 16M x 8 Bit
	Maximum Clock Frequency 133MHz
	Mount Type Surface
	Cell Type NOR
	Minimum Supply Voltage 1.65V
	Maximum Supply Voltage 3.6V
	Minimum Operating Temperature -40°C
	Maximum Operating Temperature 105°C
	Standards/Approvals No
	Height 0.75mm
	Width 8 mm
	Length 6mm
	Series S25FL128S
	Number of Banks 2
	Maximum Random Access Time 14.5ns
	Number of Bits per Word 8
	Automotive Standard AEC-Q100
	Number of Words 16M

This family of devices connect to a host system via a SPI. Traditional SPI single bit serial input and output (Single I/O or SIO) is

supported as well as optional two bit (Dual I/O or DIO) and four bit (Quad I/O or QIO) serial commands. This multiple width interface

is called SPI Multi-I/O or MIO. In addition, the FL-S family adds support for DDR read commands for SIO, DIO, and QIO that transfer

address and read data on both edges of the clock.

The Eclipse architecture features a Page Programming Buffer that allows up to 128 words (256 bytes) or 256 words (512 bytes) to be

programmed in one operation, resulting in faster effective programming and erase than prior generation SPI program or erase

algorithms.

Executing code directly from flash memory is often called Execute-In-Place or XIP. By using FL-S devices at the higher clock rates

supported, with QIO or DDR-QIO commands, the instruction read transfer rate can match or exceed traditional parallel interface,

asynchronous, NOR flash memories while reducing signal count dramatically.

The S25FL128S and S25FL256S products offer high densities coupled with the flexibility and fast performance required by a variety

of embedded applications. They are ideal for code shadowing, XIP, and data storage.

Gerelateerde Links