Microchip PIC18F25K42-I/SP, 8 bit 8 Bit CPU, PIC18F25K42 Microcontroller, 64 MHz, 32kB FLASH, 28-Pin SPDIP

Subtotaal (1 tube van 15 eenheden)*

€ 34,56

(excl. BTW)

€ 41,82

(incl. BTW)

Add to Basket
selecteer of typ hoeveelheid
Bestellingen onder € 75,00 (excl. BTW) € 5,95.
Tijdelijk niet op voorraad
  • Verzending 315 stuk(s) vanaf 23 februari 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks
Per stuk
Per tube*
15 +€ 2,304€ 34,56

*prijsindicatie

RS-stocknr.:
146-3248
Fabrikantnummer:
PIC18F25K42-I/SP
Fabrikant:
Microchip
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

Microchip

Series

PIC18F25K42

Product Type

Microcontroller

Package Type

SPDIP

Mount Type

Through Hole

Pin Count

28

Device Core

8 Bit CPU

Data Bus Width

8bit

Program Memory Size

32kB

Interface Type

SPI

Maximum Clock Frequency

64MHz

RAM Size

256bit

Maximum Supply Voltage

5.5V

Minimum Operating Temperature

-40°C

Analogue Comparators

2

Maximum Power Dissipation Pd

800mW

Number of Programmable I/Os

25

DACs

1 x 5 Bit

Maximum Operating Temperature

85°C

Standards/Approvals

RoHS

Height

3.81mm

Length

35.56mm

Width

7.49 mm

Minimum Supply Voltage

1.8V

Number of Timers

3

Program Memory Type

FLASH

ADCs

24 x 12 Bit

Automotive Standard

No

Instruction Set Architecture

RISC

PIC18(L)FxxK42 MCUs integrate a rich set of core independent peripherals, intelligent analog peripherals and large Flash/RAM/EEPROM memories. These 28-, 40- and 48-pin devices also offer a host of low power features, performance improvements and design flexibility options that easily and rapidly enable the complex set of functions required by many of today's embedded control applications.

Vectored Interrupt (VI) capability - Faster interrupt response time

Interrupt Vector Table

Programmable single or dual priority

Two level hardware context saving

Direct Memory Access (DMA) controllers - Move data between without CPU

Eliminates need for CPU involvement in data transfers

Access to all memory spaces and peripherals

Flexible source and destination message sizes

Programmable DMA priority

Gerelateerde Links