Microchip, 8 bit PIC, PIC18F25K42 Microcontroller, 64 MHz, 32kB FLASH, 28-Pin SOIC

Bulkkorting beschikbaar

Subtotaal (1 verpakking van 5 eenheden)*

€ 8,88

(excl. BTW)

€ 10,745

(incl. BTW)

Add to Basket
selecteer of typ hoeveelheid
Op voorraad
  • 5 stuk(s) klaar voor verzending vanaf een andere locatie
  • Plus verzending 120 stuk(s) vanaf 26 december 2025
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks
Per stuk
Per verpakking*
5 - 20€ 1,776€ 8,88
25 - 95€ 1,724€ 8,62
100 +€ 1,66€ 8,30

*prijsindicatie

Verpakkingsopties
RS-stocknr.:
146-3458
Fabrikantnummer:
PIC18F25K42-I/SO
Fabrikant:
Microchip
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

Microchip

Product Type

Microcontroller

Series

PIC18F25K42

Package Type

SOIC

Mount Type

Surface

Pin Count

28

Device Core

PIC

Data Bus Width

8bit

Program Memory Size

32kB

Interface Type

SPI

Maximum Clock Frequency

64MHz

RAM Size

2kB

Maximum Supply Voltage

5.5V

Analogue Comparators

2

Maximum Power Dissipation Pd

800mW

Number of Programmable I/Os

25

DACs

1 x 5 Bit

Minimum Operating Temperature

-40°C

Maximum Operating Temperature

85°C

Height

2.35mm

Length

17.9mm

Standards/Approvals

No

Width

10.3 mm

Minimum Supply Voltage

1.8V

ADCs

24 x 12 Bit

Automotive Standard

No

Instruction Set Architecture

RISC

Number of Timers

2

Program Memory Type

FLASH

PIC18(L)FxxK42 MCUs integrate a rich set of core independent peripherals, intelligent analog peripherals and large Flash/RAM/EEPROM memories. These 28-, 40- and 48-pin devices also offer a host of low power features, performance improvements and design flexibility options that easily and rapidly enable the complex set of functions required by many of today's embedded control applications.

Vectored Interrupt (VI) capability - Faster interrupt response time

Programmable single or dual priority

Two level hardware context saving

Direct Memory Access (DMA) controllers

Eliminates need for CPU involvement in data transfers

Access to all memory spaces and peripherals

Flexible source and destination message sizes

Programmable DMA priority

Gerelateerde Links