Infineon, 32bit ARM Cortex M0, CY8C4200 Microcontroller, 48MHz, 32 kB Flash, 28-Pin SSOP

Subtotaal (1 verpakking van 2 eenheden)*

€ 2,13

(excl. BTW)

€ 2,578

(incl. BTW)

Add to Basket
selecteer of typ hoeveelheid
Informatie over voorraden is momenteel niet toegankelijk - Controleer het later nog eens opnieuw
Aantal stuks
Per stuk
Per verpakking*
2 +€ 1,065€ 2,13

*prijsindicatie

Verpakkingsopties
RS-stocknr.:
176-8968
Fabrikantnummer:
CY8C4045PVI-DS402
Fabrikant:
Infineon
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren

Merk

Infineon

Family Name

CY8C4200

Package Type

SSOP

Mounting Type

Surface Mount

Pin Count

28

Device Core

ARM Cortex M0

Data Bus Width

32bit

Program Memory Size

32 kB

Maximum Frequency

48MHz

RAM Size

4 kB

USB Channels

0

Number of PWM Units

1 x 16 bit

Number of SPI Channels

3

Number of UART Channels

4

Typical Operating Supply Voltage

1.8 → 5.5 V

Number of I2C Channels

4

Number of CAN Channels

0

Number of USART Channels

0

Pulse Width Modulation

1 (4 x 16 bit)

Dimensions

10.4 x 5.6 x 1.85mm

Width

5.6mm

Height

1.85mm

Number of LIN Channels

0

Number of Ethernet Channels

0

Number of ADC Units

0

Maximum Operating Temperature

+85 °C

Minimum Operating Temperature

-40 °C

Instruction Set Architecture

Thumb-2

Maximum Number of Ethernet Channels

0

Length

10.4mm

Number of PCI Channels

0

Program Memory Type

Flash

PSoC® 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm® Cortex®-M0 CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4200_BL product family, based on this platform, is a combination of a microcontroller with an integrated Bluetooth Low Energy (BLE), also known as Bluetooth Smart, radio and subsystem (BLESS).

Four opamps with reconfigurable high-drive external and high-bandwidth internal drive, Comparator modes, and ADC input buffering capability Can operate in Deep Sleep mode.
Four programmable logic blocks called universal digital blocks, (UDBs), each with eight macrocells and data path
Cypress-provided peripheral component library, user-defined state machines, and Verilog input
Power Management:
Active mode: 1.7 mA at 3-MHz flash program execution
Deep Sleep mode: 1.5 μA with watch crystal oscillator

Gerelateerde Links