Toshiba, Decoder, 16-Pin SOIC
- RS-stocknr.:
- 171-3382
- Fabrikantnummer:
- 74HC138D
- Fabrikant:
- Toshiba
Subtotaal (1 rol van 2500 eenheden)*
€ 375,00
(excl. BTW)
€ 450,00
(incl. BTW)
Voeg 2500 eenheden toe voor gratis bezorging
Op voorraad
- Plus verzending 7.500 stuk(s) vanaf 06 februari 2026
Heeft u meer nodig? Klik op 'Controleer leverdata' voor extra voorraad en levertijden.
Aantal stuks | Per stuk | Per rol* |
|---|---|---|
| 2500 + | € 0,15 | € 375,00 |
*prijsindicatie
- RS-stocknr.:
- 171-3382
- Fabrikantnummer:
- 74HC138D
- Fabrikant:
- Toshiba
Specificaties
Datasheets
Wetgeving en compliance
Productomschrijving
Zoek vergelijkbare producten door een of meer kenmerken te selecteren.
Alles selecteren | Attribuut | Waarde |
|---|---|---|
| Merk | Toshiba | |
| Product Type | Decoder | |
| Logic Family | 74HC | |
| Number of Inputs | 3 | |
| Logic Function | Decoder | |
| Mount Type | Surface | |
| Package Type | SOIC | |
| Pin Count | 16 | |
| Number of Outputs | 34 | |
| Minimum Supply Voltage | 2V | |
| Maximum Supply Voltage | 6V | |
| Minimum Operating Temperature | 125°C | |
| Maximum Operating Temperature | -40°C | |
| Width | 4 mm | |
| Length | 10.2mm | |
| Height | 1.75mm | |
| Standards/Approvals | No | |
| Series | 74HC | |
| Automotive Standard | No | |
| Alles selecteren | ||
|---|---|---|
Merk Toshiba | ||
Product Type Decoder | ||
Logic Family 74HC | ||
Number of Inputs 3 | ||
Logic Function Decoder | ||
Mount Type Surface | ||
Package Type SOIC | ||
Pin Count 16 | ||
Number of Outputs 34 | ||
Minimum Supply Voltage 2V | ||
Maximum Supply Voltage 6V | ||
Minimum Operating Temperature 125°C | ||
Maximum Operating Temperature -40°C | ||
Width 4 mm | ||
Length 10.2mm | ||
Height 1.75mm | ||
Standards/Approvals No | ||
Series 74HC | ||
Automotive Standard No | ||
The 74HC138D is a high speed CMOS 3-to-8 DECODER fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. When the device is enabled, 3 Binary Select inputs (A, B and C) determine which one of the outputs (Y0 - Y7) will go low. When enable input G1 is held low or either G2A or G2B is held high, decoding function is inhibited and alloutputs go high.G1, G2A, and G2B inputs are provided to ease cascade connection and for use as an address decoder for memory systems. All inputs are equipped with protection circuits against static discharge or transient excess voltage
High speed: tpd = 16 ns (typ.) at VCC = 5 V
Low power dissipation: ICC = 4.0 μA (max) at Ta = 25
Balanced propagation delays: tPLH ≈ tPHL
Wide operating voltage range: VCC(opr) = 2.0 to 6.0 V